

1 Process-induced positive charges in Hf-based gate stacks

2 C. Z. Zhao,^{a)} J. F. Zhang,^{b)} and M. H. Chang

3 *School of Engineering, Liverpool John Moores University, Byrom Street, Liverpool L3 3AF,*
4 *United Kingdom*

5 A. R. Peaker

6 *Centre for Electronic Materials, University of Manchester, Sackville Street, Manchester M60 1QD,*
7 *United Kingdom*

8 S. Hall

9 *Department of Electrical Engineering and Electronics, University of Liverpool, Brownlow Hill,*
10 *Liverpool L69 3GJ, United Kingdom*

11 G. Groeseneken,^{c)} L. Pantisano, S. De Gendt,^{c)} and M. Heyns^{c)}

12 *IMEC, Kapeldreef 75, B3001 Leuven, Belgium*

13 (Received 28 August 2007; accepted 9 November 2007; published online xx xx xxxx)

14 Hf-based gate stacks will replace SiON as a gate dielectric even though our understanding of them
15 is incomplete. For an unoptimized SiO₂ layer, an exposure to H₂ at a temperature over 450 °C can
16 lead to positive charging. In this work, we will show that a thermal exposure of Hf-based gate stacks
17 to H₂ can also induce a large amount of positive charge ($\sim 10^{13}$ cm⁻²). There is little information
18 available on this process-induced positive charge (PIPC) and the objective of this work is to fill this
19 knowledge gap. The work is divided into two parts: an investigation of the features and properties
20 of PIPC, followed by an exploration of its dependence on process conditions. It will be shown that
21 PIPC does not originate from the generation of interface states, is stable both thermally and
22 electrically, and has a large sample-to-sample variation. It consists of two components: fixed and
23 mobile. Regarding its dependence on process conditions, PIPC occurs in both HfO₂ and Hf-silicate
24 stacks, in devices with either TaN or poly-Si gates, and in both *p* metal-oxide-semiconductor
25 field-effect transistors (*p*MOSFETs) and *n*MOSFETs. PIPC is generally enhanced by nitridation,
26 although it can also be observed in some Hf-based gate stacks without nitridation. © 2008 American
27 *Institute of Physics.* [DOI: 10.1063/1.2826937]

29 I. INTRODUCTION

30 As the gate SiON approaches 1 nm, it runs out of atoms
31 and the gate leakage current becomes intolerable. The Hf-
32 based dielectric stack has a higher dielectric constant than
33 SiON, allows a thicker layer to be used, and, consequently
34 reduces gate current by orders of magnitude.¹ It has been
35 selected as the gate dielectric for complementary metal-
36 oxide-semiconductor (CMOS) technologies. When compared
37 with devices with a SiON gate dielectric, devices with Hf-
38 based gate stacks suffer from higher instability¹⁻⁵ and lower
39 channel carrier mobility.^{6,7}

40 On the instability, an Hf-based gate stack behaves like an
41 inferior or electrically stressed SiO₂ in terms of both electron
42 trapping and positive charging. For electron trapping, it was
43 reported that as-grown trap density reached the order of
44 10^{13} cm⁻² for a 4 nm HfO₂ layer,⁴ while it is well known
45 that as-grown electron traps are negligible in a modern SiON
46 film.^{8,9} The most important signature of the traps is their
47 capture cross sections, and these as-grown electron traps in
48 HfO₂ have similar capture cross sections to those generated
49 by electrical stress in SiO₂.^{4,8} For positive charging, it was
50 reported that some defects could be repeatedly neutralized

under a positive gate bias and recharged under a negative **51**
gate bias.^{5,10,11} They are referred to as “cyclic positive **52**
charges” (CPCs) and their charging and neutralization only **53**
involve carrier tunneling between the defect and substrate at **54**
the same energy level. For SiO₂, CPC is absent in a fresh **55**
sample and only appears after electrical stress.^{10,11} For HfO₂, **56**
CPC was observed even in a fresh sample.⁵ **57**

Electrical stress is not the only way to charge the gate **58**
dielectric. For an inferior SiO₂, it was reported that an expo- **59**
sure to H₂ at a temperature of 450 °C or above could lead to **60**
substantial positive charging.¹²⁻¹⁶ This process-induced posi- **61**
tive charging (PIPC) has been observed for both the buried **62**
oxide in a silicon-on-insulator structure^{13,14} and some unop- **63**
timized gate SiO₂.¹⁶ It is typically absent for a device-grade **64**
gate SiO₂. An exposure of SiO₂ to a temperature of 1100 °C **65**
or above enhances the positive charging.¹² Although an Hf- **66**
based gate stack does not experience such a high temperature **67**
in a typical CMOS process, it does not rule out that PIPC can **68**
take place, because an Hf-based gate stack often behaves like **69**
an inferior SiO₂. PIPC has been observed for Al₂O₃,¹⁷ but **70**
there is little information on Hf-based oxide layers. **71**

In this work, we will show that PIPC can occur in a **72**
typical Hf-based gate stack. The objective is twofold: to in- **73**
vestigate the features and properties of the PIPC and to ex- **74**
plore its dependence on process conditions. After a descrip- **75**
tion of devices and experiments in Sec. II, the features and **76**

^{a)}Present address: University of Liverpool, Liverpool, UK.

^{b)}Electronic mail: j.f.zhang@ljmu.ac.uk.

^{c)}Also at KU Leuven, Leuven, Belgium.

77 properties of PIPC are compared with the stress-induced
78 positive charges (SIPCs) in Sec. III. It is found that PIPC
79 originates from charges in dielectric rather than interface
80 states. Unlike SIPC, PIPC is stable both electrically and ther-
81 mally. It has two components: mobile and fixed. The mobile
82 charge can be shifted within the dielectric stack by the elec-
83 trical field, but its numbers remain constant. In contrast with
84 the uniform SIPC, PIPC has a large sample-to-sample varia-
85 tion. In Sec. IV, the impact of process conditions on PIPC
86 will be studied. This includes hydrogenation, type of gate
87 material, conduction channel polarity, nitridation, source/
88 drain activation, and replacing HfO_2 by Hf-silicates. It is
89 found that hydrogen plays an active role in PIPC and nitri-
90 dation enhances the positive charging.

91 II. DEVICES AND EXPERIMENTS

92 A. Devices

93 p metal-oxide-semiconductor field-effect transistors
94 (p MOSFETs) and n MOSFETs fabricated from eight differ-
95 ent batches were tested in this work. Fabrication typically
96 starts with an IMEC clean and a 0.4–1 nm chemical SiO_2 .¹⁸
97 For some devices, this interfacial layer was nitrided in NH_3
98 at 900 °C for 60 s before depositing HfO_2 . Both HfO_2 and
99 Hf silicates were prepared by atomic layer deposition with an
100 equivalent oxide thickness (EOT) in the range from 0.96 to
101 1.8 nm. The silicates have an Hf concentration between 70%
102 and 80% and were nitrided either in NH_3 at 800 °C for 60 s
103 or in decoupled plasma. A 1000 °C spike was typically used
104 to activate the source and drain, but there are also samples
105 where the activation was by solid phase epitaxial regrowth at
106 650 °C for 1 min. The gate material is either poly-Si or TaN
107 capped by TiN, and the devices received a forming gas an-
108 neal at 520 °C for 20 min. The channel length and width are
109 0.25–1 μm and 10 μm , respectively. Details of the device
110 used for each test are given in the figure legend or caption.

111 B. Experiments

112 The test sequence starts with measuring the transfer
113 characteristic (TC) at a drain bias of 0.1 V. The device was
114 then exposed to a typical temperature of 500 °C for 30 min
115 in either forming gas (FG, 10% H_2) or N_2 . After the expo-
116 sure, TC was measured again and the shift in TC was moni-
117 tored from the change of gate bias at a constant drain current
118 of 10^{-6} A. Since the spatial distribution of PIPC is not
119 known, we follow the well accepted practice by assuming
120 the charge centroid is at the dielectric/substrate interface^{19,20}
121 and use the “effective charge density,” ΔN_{ot} . ΔN_{ot} was evalu-
122 ated from the shift of gate voltage at the midband of
123 silicon.^{4,8} The initial interface state density is in the order of
124 10^{10} cm^{-2} eV^{-1} and the generated interface states were mea-
125 sured from the change in the subthreshold swing.^{21,22} To as-
126 sess the mobile positive charge component, the gate bias
127 polarity was alternated with an effective oxide field over the
128 EOT of $E_{ox}(\text{EOT}) = \pm 5$ MV/cm.

129 To facilitate the comparison with the SIPCs, the gate
130 bias, V_g , was typically ramped from +1 to –2.5 V and then
131 back. The transfer characteristics of p MOSFETs correspond-
132 ing to the two V_g ramps were recorded. The SIPC can typi-




FIG. 1. PIPC formation. The FG (10% H_2) anneal was at 500 °C for 30 min. The sample was nitrided in NH_3 at 900 °C for 60 s before depositing a 2 nm HfO_2 layer. The p MOSFET has a TaN gate.

cally be observed from a negative shift of the TC. ¹³³
 n MOSFETs were not used here since the positive gate bias ¹³⁴
required for switching them on would neutralize SIPC. All ¹³⁵
measurements were carried out at room temperature. ¹³⁶

113 III. FEATURES AND PROPERTIES

114 A. Charges in Hf-based gate stacks versus interface states

Figure 1 shows the typical transfer characteristics, I_d ¹⁴⁰
 $-V_g$, before and after an exposure to the FG at 500 °C for 30 ¹⁴¹
min. The negative shift indicates positive charge formation ¹⁴²
with an effective density, ΔN_{ot} , of 10^{13} cm^{-2} . The thermal ¹⁴³
exposure also induces an increase of the work function of ¹⁴⁴
TaN gate,²³ leading to a positive shift of I_d-V_g . The magni- ¹⁴⁵
tude of this shift is only about 10% of that shown in Fig. 1 ¹⁴⁶
and is in the opposite direction, as will be presented in Sec. ¹⁴⁷
IV D. As a result, the work function increase of TaN is not ¹⁴⁸
responsible for the shift in Fig. 1. The compensation effect of ¹⁴⁹
the work function increase of TaN on positive charging was ¹⁵⁰
taken into account when PIPC was evaluated in this work. ¹⁵¹

Figure 2 shows that the PIPC is thermally activated. It ¹⁵²
also compares the variation of interface states induced by the ¹⁵³
thermal exposure, ΔD_{it} , with ΔN_{ot} . It is obvious that ΔN_{ot} is ¹⁵⁴




FIG. 2. A comparison of the effective density of positive charge in gate dielectric, ΔN_{ot} , with the generated interface state density, ΔD_{it} . The FG exposure time is 30 min at each temperature. The positive charging is thermally activated and $\Delta N_{ot} \gg \Delta D_{it}$. The sample used is the same as that in Fig. 1.




FIG. 3. Electrical stability of (a) SIPC and (b) PIPC. In (a), the gate bias, V_g , was first ramped to -2.5 V and held at -2.5 V for 0.15 s for positive charging and then ramped back to $+1$ V. The loop in the two drain current, I_d , vs V_g characteristics is caused by the SIPC. After V_g was kept at $+1$ V for 1 s, it was ramped in the negative direction again and the symbol \times shows that the SIPC was neutralized. In (b), $V_g=+1$ V was applied for 16 h after the PIPC formation. When I_d-V_g was measured again, the symbol Δ indicates that the PIPC changed little. In contrast with SIPC, PIPC is highly stable under $V_g > 0$. The sample used is the same as that in Fig. 1.




FIG. 4. Thermal stability of (a) SIPC and (b) PIPC. In (a), V_g was ramped from $+1$ to -2.5 V and then back to form SIPC (\circ) on one device. For another device, V_g was ramped from $+1$ to -2.5 V, and then annealed at 200 °C for 5 min in N_2 with all terminals floating, before being ramped back from -2.5 to $+1$ V (\times). The SIPC is thermally unstable. In (b), after forming PIPC, the device was annealed at 200 °C for 16 h in N_2 with all terminals floating. When I_d-V_g was monitored again, the symbol Δ indicates that the PIPC changed little. In contrast with SIPC, PIPC is thermally stable. The sample used is the same as that in Fig. 1.

155 much higher than ΔD_{it} . As a result, PIPC is dominated by
 156 charge within the gate dielectric. Its spatial location is not
 157 known at present.

158 **B. Stability**

159 It is well known that the SIPCs in a thin gate dielectric
 160 can be highly unstable.²² Figure 3(a) shows that an applica-
 161 tion of $V_g=-2.5$ V leads to a loop in the I_d-V_g characteris-
 162 tics as a result of positive charge formation. The SIPC is
 163 neutralized by applying $V_g=+1$ V for 1 s. To test if the
 164 PIPC can also be neutralized under a positive gate bias, V_g
 165 $=+1$ V was applied after the thermal exposure in Fig. 3(b).
 166 In contrast with the SIPC, PIPC changed little after 16 h. The
 167 electron tunneling from the substrate cannot neutralize PIPC,
 168 possibly because it has an energy level above that of tunnel-
 169 ing electrons.

170 After examining the charging stability against gate bias,
 171 we now study its thermal stability. On the one hand, Fig. 4(a)
 172 shows that SIPC can be readily removed by a 5 min anneal at
 173 200 °C in N_2 with all terminals floating. On the other hand,
 174 Fig. 4(b) shows that PIPC cannot be neutralized even after
 175 16 h at 200 °C. We conclude that, unlike SIPC, PIPC is
 176 highly stable.

177 **C. Fixed and mobile positive charges**

For SiO_2 , PIPC has two components: mobile and fixed 178
 positive charges.^{12,16} To investigate whether PIPC also has 179
 two components for Hf-based gate stacks, the gate bias po- 180
 larity was alternated in Fig. 5(a) with an equivalent oxide 181
 field, $E_{ox}(EOT)=\pm 5$ MV/cm. As illustrated in Fig. 5(b), the 182
 mobile positive charge (MPC) was pushed toward the sub- 183
 strate under $V_g > 0$ and its effect on V_{th} increases, leading to 184
 a rise of $|\Delta V_{th}|$. The opposite occurs under $V_g < 0$. It should 185
 be pointed out that the amount of MPC remained constant 186
 when they were cycled within the stack. Figure 5(a) also 187
 shows that part of the PIPC does not change with gate bias 188
 polarity and they are fixed positive charges (FPCs). The ratio 189
 of MPC against total PIPC is typically around 10%. 190

It is interesting to compare the process-induced MPC 191
 with the stress-induced CPC.^{5,10,11} Figure 6(a) shows that 192
 under $V_g > 0$, the CPC-induced $|\Delta V_{th}|$ was actually reduced, 193
 opposite to the MPC-induced increase in Fig. 5(a). This is 194
 because electrons can tunnel into the dielectric and neutralize 195
 the CPC, as illustrated in Fig. 6(b). The alternation of gate 196
 bias polarity changes the density of SIPCs in Hf-based gate 197
 stacks. In contrast, it only changes the location of process- 198
 induced MPC. 199




FIG. 5. Two components of PIPC: mobile and fixed positive charges. In (a), the device was exposed to FG at 500 °C for 30 min. (b) illustrates that under $V_g > 0$, mobile positive charges were pushed toward the substrate, resulting in a higher $|\Delta V_{th}|$. The V_g polarity changes the location of mobile charges, but their number remains constant. A part of the charges is not affected by the alternation of gate polarity, and they are fixed charges. The electrical field over the EOT is $E_{ox} = \pm 5$ MV/cm for $V_g > 0$ and $V_g < 0$, respectively. The sample used is the same as that in Fig. 1.




FIG. 7. Sample-to-sample variation of (a) process-induced FPC and (b) MPC. Thirteen p MOSFETs at random sites were subjected to the same thermal exposure in FG at 500 °C for 30 min. The fabrication of these samples is the same as that in Fig. 1.

200 D. Sample-to-sample variations

201 Figures 7(a) and 7(b) show that the FPC and MPC after
202 13 p MOSFETs were exposed to forming gas at 500 °C for

30 min. A large sample-to-sample variation exists in both of
them. To confirm that this variation was induced by the thermal
exposure, the preexposure sample-to-sample variation
was checked. Figure 8(a) clearly shows that the variation is
indeed caused by the exposure. Figure 8(b) shows that the
sample-to-sample variation of SIPC was negligible, when
compared with that of PIPC. The different behavior of SIPC
and PIPC indicates that they originate from different defects.
The cause for the large sample-to-sample variation of PIPC
is not known at present.




FIG. 6. Effects of gate bias polarity on the SIPC. Under $V_g > 0$, the SIPC-induced $|\Delta V_{th}|$ is reduced, which is opposite to the PIPC-induced increase of $|\Delta V_{th}|$ in Fig. 5(a). In (b), it is illustrated that electron tunneling from the substrate neutralizes the SIPC under $V_g > 0$. Unlike PIPC, the density of SIPC can be changed by V_g polarity. The electrical field over the EOT is $E_{ox} = \pm 5$ MV/cm for $V_g > 0$ and $V_g < 0$, respectively. The sample used is the same as that in Fig. 1.

IV. DEPENDENCE ON PROCESSING CONDITIONS 213

In this section, we will investigate how the PIPC depends on hydrogenation, gate material, conduction channel polarity, nitridation, source/drain activation, and replacing HfO₂ with Hf silicates.

A. Hf silicates 218

The results reported so far were obtained from HfO₂. Although Hf silicates have a lower dielectric constant than HfO₂, they increase the crystallization temperature of Hf-based oxide layers and improve process integration. It is important to find out if the addition of silicon to HfO₂ can eliminate PIPC. Figures 9(a) and 9(b) show that both FPC and MPC can also exist in Hf silicates. The average effective density of FPC is around $3 \times 10^{12} \text{cm}^{-2}$, which is significant.




FIG. 8. (a) compares the sample-to-sample variation before and after PIPC formation. The sample-to-sample variation is negligible before PIPC formation. (b) shows that the sample-to-sample variation is also negligible for the SIPC. The sample used is the same as that in Fig. 1.




FIG. 9. (a) Process-induced fixed and (b) mobile positive charges in an Hf-silicate stack. The Hf silicate is 1 nm with 70% Hf, nitrated in NH₃ at 800 °C for 60 s. The EOT is 1.3 nm. The thermal exposure was in FG at 500 °C for 30 min. The devices are at random sites.




FIG. 10. A comparison of PIPC in FG with that in N₂. The exposure was at 500 °C for 30 min. The $|\Delta V_{th}|$ here is caused by the sum of fixed and mobile positive charges. The solid and dashed horizontal lines represent the average $|\Delta V_{th}|$ for FG and N₂, respectively, and $|\Delta V_{th}|$ in FG is clearly higher than that in N₂. The sample used is the same as that in Fig. 1. The devices are at random sites.

B. Hydrogenation

227

For SiO₂, it is concluded that the PIPC is hydrogen 228 related.¹²⁻¹⁶ Here, we will explore whether PIPC in Hf-based 229 gate stacks is also hydrogen related. The thermal exposure of 230 test samples was in FG so far, and Fig. 2 shows that PIPC is 231 thermally activated. To study if hydrogen plays an active 232 role, we compare the results after FG and N₂ exposure in 233 Fig. 10. Despite the sample-to-sample variation, the average 234 $|\Delta V_{th}|$ after FG exposure is clearly higher. To eliminate the 235 sample-to-sample variation, a test was carried out by expos- 236

ing a sample first in N₂ and then in FG at the same tempera- 237 ture. Figure 11 shows that the PIPC is higher after the FG 238 exposure. This indicates that hydrogen is a reactant in the 239 process of positive charging and the mobile positive charge 240 can be a hydrogen-related species. It is likely that even the 241 PIPC in N₂ was caused by hydrogenous species prestored in 242 devices, which could be relocated during thermal exposure. 243

To support the above speculation, we monitored the trans- 244

ient transportation of MPC. It is well known that hydrogen 245 movement through dielectric is dispersive,^{24,25} rather than a 246 first-order process.^{4,8} Figure 12 confirms that MPC transpor- 247

tation does not follow the first-order kinetics and saturation 248




FIG. 11. A comparison of PIPC in FG with that in N₂ on the same device. The device was first exposed to N₂ at 500 °C for 30 min. After measuring the I_d-V_g (□), it was exposed to FG at 500 °C for a further 30 min. The positive charging is substantially higher when H₂ is present in the ambient. The sample used is the same as that in Fig. 1.




FIG. 12. Transportation of mobile positive charges under different oxide fields, E_{ox} (EOT). The movement is field enhanced. The kinetics does not follow the first-order reaction model and saturation is not observed. The exposure was in FG at 500 °C for 30 min. The sample used is the same as that in Fig. 1.





FIG. 14. (a) Impact of gate materials on PIPC. The n MOSFET has a TaN gate and a 2 nm HfO_2 that was not nitrated. PIPC can also be negligible for n MOSFETs of a TaN gate. (b) shows that the positive shift of the $I_d - V_g$ in (a) was independent of HfO_2 thickness, indicating that it originates from a change in the work function of gate metal.

D. Gate material

270

The gate is n^+ poly-Si in Fig. 13 and TaN in Fig. 1. In the early days of CMOS technologies, it was reported that gate material played an active role in PIPC. To find out if the PIPC in Fig. 1 is caused by the use of TaN gate, we used TaN-gated n MOSFETs in Fig. 14(a). It is clear that PIPC can also be absent in TaN-gated samples.

Figure 14(a) shows that there is a positive shift of $I_d - V_g$, and this should be explained. Two potential sources for the positive shift are negative charging³⁰ and an increase of the work function of TaN.²³ These two can be separated by examining ΔV_{th} dependence on HfO_2 thickness. The charging-induced $|\Delta V_{th}|$ always increases with the thickness of HfO_2 ,³¹ while the work function change will give a thickness-independent $|\Delta V_{th}|$. Figure 14(b) supports that the increase of TaN work function is responsible for the positive shift in Fig. 14(a). This increase in TaN work function is also in agreement with the increase observed for TaN deposited on SiO_2 .

E. Conduction channel polarity

289

For SiO_2 , it was reported that PIPC can occur in p MOSFETs, but not in n MOSFETs on the same wafer.¹⁶ It is also proposed that the hole density at the interface can play a role in positive charging.³² Figure 1 shows that PIPC occurs in p MOSFETs and Figs. 14(a) show that it does not occur in n MOSFETs. However, these p MOSFETs and n MOSFETs were fabricated on different wafers and in different batches.

is not observed. A detailed study of MPC transportation in Hf-based gate stacks is out of the scope of this work. Regarding how H_2 enters the gate dielectric stack, two possible routes are a vertical diffusion through the gate or a lateral diffusion through the gate edge. For SiO_2 , it was reported that both H_2 (Ref. 26) and H_2O (Ref. 27) diffused laterally through the gate edge, since an increase of channel length, L , led to a reduction of defects per unit gate area. In principle, the dependence of PIPC on L could also give an indication of the route of H_2 diffusion into Hf-based gate stacks. However, we could not obtain clear results and conclusion because the large variation of PIPC for devices of the same size (see Sec. III D) drowned the effect of L .

C. Absence of process-induced positive charges

As mentioned in the Introduction, positive charging by H_2 exposure at 500 °C is absent in a device-grade SiO_2 film. The question is if PIPC can also be suppressed in Hf-based gate stacks. Figure 13 shows that this is the case. Differences between the samples used in Figs. 13 and 1 exist in gate material, conduction channel polarity, and nitridation. They will be studied one by one below.




FIG. 13. Absence of PIPCs in an Hf stack. The n MOSFET has a 4 nm HfO_2 and an n^+ poly-Si gate. Nitridation was not performed for this batch. The thermal exposure was in FG at 500 °C for 30 min.




FIG. 15. A comparison of PIPC in a *p*MOSFET and an *n*MOSFET fabricated on the same wafer. The PIPC is insensitive to conduction channel polarity. The Hf silicate is 3 nm with 80% Hf and plasma nitrided. The exposure was in FG at 500 °C for 60 min.

appears that the lack of the 1000 °C process step also leads to poor quality Hf-based gate stacks and serves to enhance PIPC.

V. CONCLUSIONS

Process-induced positive charging (PIPC) in Hf-based gate stacks was investigated in this work. It is found that a substantial amount of PIPC (10^{12} – 10^{13} cm⁻²) can be formed after a 500 °C exposure to forming gas for 30 min. They originate from charges in the gate dielectric rather than interface states. Unlike the stress-induced positive charge (SIPC), once formed, PIPC is not neutralized under $V_g > 0$ or at elevated temperature. PIPC has two components: mobile and fixed positive charges. The mobile charges can be moved within Hf stacks, but their number will not change. Both mobile and fixed charges exhibit a large sample-to-sample variation, although this variation is negligible for fresh and electrically stressed samples.

The dependence of PIPC on process conditions is examined. PIPC occurs in both HfO₂ and Hf silicates. It is higher when H₂ is present in the ambient during the thermal exposure, indicating hydrogen plays an active role. PIPC is insensitive to both gate material and conduction channel polarity. However, nitridation significantly enhances PIPC. Without nitridation, PIPC is negligible in the sample that went through a 1000 °C spike activation, but still exists in samples where the activation was at 650 °C through solid phase epitaxial regrowth.

ACKNOWLEDGMENTS

This work is supported by the Engineering and Physical Science Research Council of U.K. under Grant Nos. EP/C003071/1, EP/C003098/1, and EP/C003101/1, which form a joint research project linking Liverpool John Moores, Liverpool, and Manchester Universities.

¹G. Groeseneken, L. Pantisano, L.-A. Ragnarsson, R. Degraeve, M. Houssa, T. Kauerauf, P. Roussel, S. De Gendt, and M. Heyns, in Proceedings of the 11th International Symposium on the Physical and Failure Analysis of IC (2004), p. 147.
²T. P. Ma, H. M. Bu, X. W. Wang, L. Y. Song, W. He, M. Wang, H.-H. Tseng, and P. J. Tobin, IEEE Trans. Device Mater. Reliab. 5, 36 (2005).
³A. Kerber, E. Cartier, L. Pantisano, M. Rosmeulen, R. Degraeve, T. Kauerauf, G. Groeseneken, H. E. Maes, and U. Schwalke, in Proc. of IRPS (2003), pp. 41–45.
⁴C. Z. Zhao, J. F. Zhang, M. B. Zahid, B. Govoreanu, G. Groeseneken, and S. De Gendt, J. Appl. Phys. 100, 093716 (2006).
⁵C. Z. Zhao, M. B. Zahid, J. F. Zhang, G. Groeseneken, R. Degraeve, and S. De Gendt, Appl. Phys. Lett. 90, 143502 (2007).
⁶W. J. Zhu and T. P. Ma, IEEE Electron Device Lett. 25, 89 (2004).
⁷M. Fischetti, D. Neumayer, and E. Cartier, J. Appl. Phys. 90, 4587 (2001).
⁸M. H. Chang, J. F. Zhang, and W. D. Zhang, IEEE Trans. Electron Devices 53, 1347 (2006).
⁹W. D. Zhang, J. F. Zhang, M. Lalor, D. Burton, G. Groeseneken, and R. Degraeve, IEEE Trans. Electron Devices 49, 1868 (2002).
¹⁰J. F. Zhang, C. Z. Zhao, A. H. Chen, G. Groeseneken, and R. Degraeve, IEEE Trans. Electron Devices 51, 1267 (2004).
¹¹C. Z. Zhao and J. F. Zhang, J. Appl. Phys. 97, 073703 (2005).
¹²K. Vanheusden, W. L. Warren, R. A. B. Devine, D. M. Fleetwood, J. R. Schwank, M. R. Shaneyfelt, P. S. Winokur, and Z. J. Lemnios, Nature (London) 386, 587 (1997).
¹³R. E. Stahlbush, R. K. Lawrence, and H. L. Hughes, IEEE Trans. Nucl. Sci. 45, 2398 (1998).
¹⁴P. J. Macfarlane and R. E. Stahlbush, Appl. Phys. Lett. 77, 3081 (2000).

To have a direct comparison, Fig. 15 presents PIPC in *n*MOSFETs and *p*MOSFETs fabricated on the same wafer. It is obvious that PIPC is insensitive to conduction channel polarity.

F. Nitridation

The Hf-based gate stacks for both Figs. 13 and 14 were not nitrided, but were nitrided in NH₃ for the samples used in Figs. 1–12. We found that PIPC was substantial ($>10^{12}$ cm⁻²) in all three batches of tested samples nitrided in NH₃. Figure 15 shows that PIPC also exists in a plasma-nitrided Hf-based gate stack. We conclude that nitridation enhances PIPC. However, we will show next that PIPC can also be formed in an Hf-based gate stack without nitridation.

G. Activation anneal

For PIPC in SiO₂, nitridation is not essential. Figure 16 shows that substantial PIPC can also occur in an Hf-based gate stack without nitridation. Here, the source and drain were activated by solid phase epitaxial regrowth at 650 °C for 1 min, while the activation was by a 1000 °C spike in the rest of the Hf samples. For SiO₂ prepared at low temperature, it was reported that its quality was generally inferior. It




FIG. 16. PIPC in Hf layers without nitridation. *n*MOSFETs have a 2 nm HfO₂ and a TaN gate. Unlike the other samples used in this work, the source and drain were activated by solid phase epitaxial regrowth at 650 °C for 60 s. The exposure was in FG at 500 °C for 30 min. The devices are at random sites.

- 379** ¹⁵J. F. Zhang, C. Z. Zhao, G. Groeseneken, R. Degraeve, J. N. Ellis, and C. **397**
380 D. Beech, *Solid-State Electron.* **46**, 1839 (2002).
381 ¹⁶J. F. Zhang, C. Z. Zhao, G. Groeseneken, R. Degraeve, J. N. Ellis, and C. **398**
382 D. Beech, *J. Appl. Phys.* **90**, 1911 (2001). **399**
383 ¹⁷J. Westlinder, T. Schram, L. Pantisano, E. Cartier, A. Kerber, G. S. Lujan, **400**
384 J. Olsson, and G. Groeseneken, *IEEE Electron Device Lett.* **24**, 550 **401**
385 (2003). **402**
386 ¹⁸F. De Smedt, C. Vinckier, I. Cornelissen, S. De Gendt, and M. Heyns, *J.* **403**
387 *Electrochem. Soc.* **147**, 1124 (1999). **404**
388 ¹⁹I. S. Al-kofahi, J. F. Zhang, and G. Groeseneken, *J. Appl. Phys.* **81**, 2686 **405**
389 (1997). **406**
390 ²⁰J. F. Zhang, H. K. Sii, R. Degraeve, and G. Groeseneken, *J. Appl. Phys.* **407**
391 **87**, 2967 (2000). **408**
392 ²¹C. Tan, M. Xu, and Y. Wang, *IEEE Electron Device Lett.* **15**, 257 (1994). **409**
393 ²²M. H. Chang and J. F. Zhang, *J. Appl. Phys.* **101**, 024516 (2007). **410**
394 ²³H. Y. Yu, C. Ren, Y. C. Yeo, J. F. Kang, X. P. Wang, H. H. H. Ma, M. F. **411**
395 Li, D. S. H. Chan, and D.-L. Kwong, *IEEE Electron Device Lett.* **25**, 337 **412**
396 (2004). **413**
- ²⁴D. B. Brown and N. S. Saks, *J. Appl. Phys.* **70**, 3734 (1991). **397**
²⁵B. Kaczer, V. Arkhipov, M. Jurczak, and G. Groeseneken, *Microelectron.* **398**
Eng. **80**, 122 (2005). **399**
²⁶N. S. Saks, R. B. Klein, R. E. Stahlbush, B. J. Mrstik, and R. W. Rendell, **400**
IEEE Trans. Nucl. Sci. **40**, 1341 (1993). **401**
²⁷J. F. Zhang and W. Eccleston, *IEEE Trans. Electron Devices* **45**, 116 **402**
(1998). **403**
²⁸F. Faggin, D. D. Forsythe, and T. Klein, in *Proceedings of the 1970 IEEE* **404**
International Reliability Physics Symposium (IRPS) (1970), pp. 35–41. **405**
²⁹K. Shimakura, T. Suzuki, and Y. Yadoiwa, *Solid-State Electron.* **18**, 991 **406**
(1975). **407**
³⁰J. F. Zhang, S. Taylor, and W. Eccleston, *J. Appl. Phys.* **71**, 725 (1992). **408**
³¹J. F. Zhang, C. Z. Zhao, M. B. Zahid, G. Groeseneken, R. Degraeve, and **409**
S. De Gendt, *IEEE Electron Device Lett.* **27**, 817 (2006). **410**
³²C. E. Blat, E. H. Nicollian, and E. H. Poindexter, *J. Appl. Phys.* **69**, 1712 **411**
(1991). **412**
³³J. F. Zhang, S. Taylor, and W. Eccleston, *J. Appl. Phys.* **72**, 1429 (1992). **413**

AUTHOR QUERIES — 043801JAP

- #1 Q1: Author: please define IMEC
- #2 Q2: Author: Please check N sub ot here and throughout.

PROOF COPY 043801JAP